Code indexing in gitaly is broken and leads to code not being visible to the user. We work on the issue with highest priority.

Skip to content

Si5394 can be configured from the software

leonarski_f requested to merge 2402-fpga-clock into 2402-swissfel-crmx
  • Si5394 is interfaced from software via I2C (I2C driver is behaving weird still; have to restart before every operation)
  • Main FPGA clock comes from PCIe (Si5394 can be restarted)
  • Make more consistency in naming key FPGA registers (magic number, release, variant)
  • jfjoch_action_test - fix some input parameters

Merge request reports